1.
H NG, K K, S MT, R MH. VLSI implementation of AES Encryption/Decryption Algorithm using FPGA. pices [Internet]. 2018Jun.5 [cited 2024Sep.19];2(2):39-42. Available from: http://pices-journal.com/ojs/index.php/pices/article/view/84