Ramesh AV, Kumar AR, Iyengar AS, B LY. Implementation and Design of FIR Filters using Verilog HDL and FPGA. pices [Internet]. 2020Sep.5 [cited 2024Nov.22];4(5):85-8. Available from: http://pices-journal.com/ojs/index.php/pices/article/view/220