Ramesh, Akshitha V, Apeksha Ravi Kumar, Amulya S Iyengar, and Lekha Yadav B. “Implementation and Design of FIR Filters Using Verilog HDL and FPGA”. Perspectives in Communication, Embedded-systems and Signal-processing - PiCES 4, no. 5 (September 5, 2020): 85-88. Accessed November 22, 2024. http://pices-journal.com/ojs/index.php/pices/article/view/220.