Ramesh, A. V., A. R. Kumar, A. S. Iyengar, and L. Y. B. “Implementation and Design of FIR Filters Using Verilog HDL and FPGA”. Perspectives in Communication, Embedded-Systems and Signal-Processing - PiCES, vol. 4, no. 5, Sept. 2020, pp. 85-88, doi:10.5281/zenodo.4018834.