[1]
A. M, M. S. Hafiz, I. M. Khader, and C. B. D, “Design and Implementation of High-Speed AES and Visual Cryptography with Modified Mix Column on FPGA – A Survey”, pices, vol. 6, no. 1, pp. 1-3, May 2022.