S. Dayanand, V. K R, R. T, Y. J. M. Shirur, and J. R. Munavalli, “Low Power High Speed Vedic Techniques in Recent VLSI Design – A Survey”, pices, vol. 4, no. 6, pp. 147-156, Oct. 2020.