A. V. Ramesh, A. R. Kumar, A. S. Iyengar, and L. Y. B, “Implementation and Design of FIR Filters using Verilog HDL and FPGA”, pices, vol. 4, no. 5, pp. 85-88, Sep. 2020.