P. Patil and S. K. Panda, “Complex Multiplier Architectures on VLSI”, pices, vol. 4, no. 1, pp. 1-3, May 2020.