Ramesh, A. V., Kumar, A. R., Iyengar, A. S. and B, L. Y. (2020) “Implementation and Design of FIR Filters using Verilog HDL and FPGA”, Perspectives in Communication, Embedded-systems and Signal-processing - PiCES, 4(5), pp. 85-88. doi: 10.5281/zenodo.4018834.