M, A., Hafiz, M. S., Khader, I. M., & D, C. B. (2022). Design and Implementation of High-Speed AES and Visual Cryptography with Modified Mix Column on FPGA – A Survey. Perspectives in Communication, Embedded-Systems and Signal-Processing - PiCES, 6(1), 1-3. https://doi.org/10.5281/zenodo.6544049