Ramesh, A. V., Kumar, A. R., Iyengar, A. S., & B, L. Y. (2020). Implementation and Design of FIR Filters using Verilog HDL and FPGA. Perspectives in Communication, Embedded-Systems and Signal-Processing - PiCES, 4(5), 85-88. https://doi.org/10.5281/zenodo.4018834