(1)
Dayanand, S.; K R, V.; T, R.; Shirur, Y. J. M.; Munavalli, J. R. Low Power High Speed Vedic Techniques in Recent VLSI Design – A Survey. pices 2020, 4, 147-156.