Ramesh, A. V.; Kumar, A. R.; Iyengar, A. S.; B, L. Y. Implementation and Design of FIR Filters Using Verilog HDL and FPGA. pices 2020, 4, 85-88.