(1)
Patil, P.; Panda, S. K. Complex Multiplier Architectures on VLSI. pices 2020, 4, 1-3.