[1]
M, A., Hafiz, M.S., Khader, I.M. and D, C.B. 2022. Design and Implementation of High-Speed AES and Visual Cryptography with Modified Mix Column on FPGA – A Survey. Perspectives in Communication, Embedded-systems and Signal-processing - PiCES. 6, 1 (May 2022), 1-3. DOI:https://doi.org/10.5281/zenodo.6544049.