A Review of Decimating Filter Design for 5G Communication
Keywords:
Decimating filter, FIR, Decimator, 5G, Area, Power, Speed, Baseband, Communication system, Sampling frequencyAbstract
One of the key components in 5G system is the baseband section, which consist of filter decimator unit, this module is called as decimating filter. Using this unit, the excess bandwidth can be removed and the sampling frequency of the given signal can be reduced. The existing system works at higher frequency. As the power and frequency are directly related, the filter often tends to consume more power and the area consumption is also high. The main idea of this review is to discuss altering the architecture of the decimating filter such that the area and power consumption is reduced.
Downloads
References
W. Hu, C. Zheng, Y. Wang, J. Liu, C. Chen and Z. Zeng, "A Novel Economical Design of Multistage Decimators for Low Latency Audio Applications," 2020 IEEE 22nd International Conference on High Performance Computing and Communications; IEEE 18th International Conference on Smart City; IEEE 6th International Conference on Data Science and Systems, 2020, pp. 923-929
Gordana Jovanovic Dolecek. “Design of Two-Stage Comb-Based Decimation Filter with High Aliasing Rejection and Low Passband Droop” Journal of Computer and Communications, 2021, pp. 169-179.
Markeljan Fishta, Franco Fiori. “Decimation of Delta-Sigma-Modulated Signals Using a Low-Cost Microcontroller”, 2014 pp. 6387–6400.
D. Gautam, K. Khare and B. P. Shrivastava, "A Novel Approach for Optimal Design of Sample Rate Conversion Filter Using Linear Optimization Technique," in?IEEE Access, vol. 9, 2021, pp. 44436-44441.
F. Hohn and L. Nordström, "Integrating Signals with High Sampling Rates for Transmission Line Protection in Digital Substations," in?IEEE Transactions on Power Delivery, vol. 36, no. 6, 2021, pp. 3299-3308.
David Ernesto, Miriam Guadalupe Cruz Jiménez. “Alternative Data Paths for the Cascaded Integrator–Comb Decimator” IEEE, 2021, pp. 194-199.
Nithish Kumar V, NiG.Lakshmi Narayan. “Design of area and Power efficient digital FIR filter using modified MAC unit” IEEE, 2015, pp. 884-887.
V. Jayaprakasan1 Ronald E. Crochiere, Mawrence R. Rabiner. “Design of CIC based decimation filter structure using FPGA for WiMAX applications” IEEE TRANSACTIONS on acoustics, speech, and signal processing, vol. assp23, 1975, pp. 1-6.
K. Mehta, C. S. Vinitha and H. Tulsani, "A novel class of selective Cascaded Integrator-Comb (CIC) FIR filters with passband compensation," 2014 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT), 2014, pp. 000013-000018.
David J. Goodman, Michael J. Carey “Nine Digital Filters for Decimation and interpolation” IEEE TRANSACTIONS on acoustics, speech, and signal processing, Vol. assp-29, no. 2, 1977, pp. 121-126.
S.M. Badave, A.S. Bhalachandra. “Multiplier-less FIR filter implementation on FPGA” IJIEE Vol.2 no.3, 2012, pp. 456-459.
David J. Goodman, Michael J. Carey “Nine Digital Filters for Decimation and interpolation” IEEE TRANSACTIONS on acoustics, speech, and signal processing, Vol. assp-29, no. 2, 1977, pp. 121-126.
E. Hogenauer, "An economical class of digital filters for decimation and interpolation," in?IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 29, no. 2, 1981, pp. 155-162.
Ronald E. Crochiere, Mawrence R. Rabiner. “Optimum FIR Digital Filter Implementations for Decimation, Interpolation, and Narrow-Band Filtering” IEEE TRANSACTIONS on acoustics, speech, and signal processing, vol. assp23, no. 5, 1975, pp. 444-456.
Ss Ankita Kurariya Der-fenq Huony, Shau-Ren Hung. “The optimum design of multistage multi-rate FIR filter for audio signal” IEEE Vol.2, 2009, pp. 1-5.
Bahram Rashidi, Farshad Mirzaei. Bahman Rashidi, and Majid Pourormazd “Low power FPGA implementation of digital FIR filter” IJCST, Vol.5 no.2, 2013, pp. 346-350.
Abubakar Sadiq Hussaini, Raed A. Abd-Alhameed. “Tunable RF filters” IEEE, Vol.6, 2011, pp. 116-121.
Shau-Ren Hung. “The optimum design of multistage multi-rate FIR filter for audio signal” IEEE Vol.2, 2009, pp. 176-181.
Hassan Fathabadi,” Digital decimation filter of ADSC design and implementation”, 2014, pp. 559-564.
Kshitha V Ramesh, Lekha Yadhav B “Implementation and design of FIR filters VHDL and FPGA” PiCES Vol.4 issue 5, 2020, pp. 85-88.
Dejan N. Milie. “A class of selective CIC FIR filter functions” Telfor Journal Vol.7 no.1, 2015, pp. 37-42.
Acvv Miriam Guadalupe Cruz Jiminex “An efficient design of base band filter for mobile communication” IEEE (EIT), 2016, pp. 0368-0371.
Baolin HOU, Yuancheng YAO, Mingwei QIN. “Design and FPGA implementation of high-speed parallel FIR filter” ICMRA, 2015, pp. 975-979.
Sdf Falah Hasan “Programmable decimation filter design for multi standards software defined ratio receiver “IJEAT, Vol.3 issue 2, 2013, pp. 250-255.
Vb Shahana T. K., Babita R. Jose, K. Poulose Jacob and Sreela Sasi. “Decimation Filter Design Toolbox for Multi Standard Wireless Transceivers using MATLAB” International Journal of Information and Communication Engineering, 2009, pp. 154-163.
Asd Miss. Tejal V. Rahate, Dr. S. A. Ladhake, Prof-US. Ghate. “Decimator filter for Hearing aid application based on FPGA” IEEE International Symposium on Signal Processing and Information Technology (ISSPIT), 2014, pp. 1175-1177.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2022 Perspectives in Communication, Embedded-systems and Signal-processing - PiCES
This work is licensed under a Creative Commons Attribution 4.0 International License.
