Digital Down Converter For 5G Systems

Authors

  • Nagesh B K Department of Electronics & Communications Engineering, REVA University, Bangalore, Karnataka, India
  • Venkata Siva Reddy Department of Electronics & Communications Engineering, REVA University, Bangalore, Karnataka, India

Keywords:

CORDIC, FPGA, NCO, VCO

Abstract

The high data rate message signals in 5G communication system is difficult to process the signals. Implementation of DDC in 5G systems is a better solution. The efficient way of designing and implementing a Wideband Digital down converter has been discussed. Since the received signal is RF signal of high data rates, intermediate frequency (IF) stage is used. The message signal is sampled and given as input as input to DDC. Sinusoidal signal generator based on CORDIC is used to demodulate the IF baseband signal. It is shown that filter bandwidth varies by decimation factor. Filtering is implemented in stages to obtain efficient response. Decimation by 4 and decimation by 2 is used after first FIR filter and next FIR filter respectively. MATLAB R2011b, ModelSim SE-6.4, Xilinx 13.2 version is used to simulate each block of DDC at system level testing and Sparten-3e FPGA hardware used implementing the design.

Downloads

Download data is not yet available.

References

Andraka, R. J., “Building a High Performance Bit- Serial Processor in an FPGA,” Proceedings of Design SuperCon '96, Jan 1996. pp5.1 - 5.21

S. R. Rupanagudi et al., "Design of a low power Digital Down Converter for 802.16m - 4G WiMAX on FPGA," 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI), 2014, pp. 2303-2308, doi: 10.1109/ICACCI.2014.6968583.

A.J. Salazar, G.Bahubalindruno, G.R. Locharla, H.S. Mendonça, INESC-Porto, INESC-Porto, GMRIT

Zeynep Kaya, Bilecik, Turkey, Erol Seke, Eskisehir, Turkey, A ROMless NCO.

J. Volder, The CORDIC trigonometric computing technique, IRE Transactions on Electronic Computers, Vol. EC – 8, 1959, pp, 330-334

S. R. Rupanagudi et al., "A low area & low power SOC design for the baseband demodulator of an indoor local positioning system," 2015 International Conference on Computing and Network Communications (CoCoNet), 2015, pp. 689-695, doi: 10.1109/CoCoNet.2015.7411265.

Downloads

Published

2021-06-15

How to Cite

[1]
N. B K and V. S. Reddy, “Digital Down Converter For 5G Systems”, pices, pp. 7-10, Jun. 2021.

Issue

2021: PiCES - Special Issue

Section

Articles

License

Copyright (c) 2021 Perspectives in Communication, Embedded-systems and Signal-processing - PiCES

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.