# Three-Phase Inverter with Energy Buffer and DC-DC Conversion Circuits

Sowmya M. R.

M.Tech (PE), Student, RNS Institute of Technology, Bangalore, India, sowmya.mr.sowmya@gmail.com

*Abstract: This paper proposes a new Three-phase inverter topology and describes the control method for the proposed inverter. The inverter consists of an energy buffer circuit, a dc-dc conversion circuit and an H-bridge circuit. The energy buffer circuit and Hbridge circuit enable the proposed inverter to output a multilevel voltage according to the proposed pulse width modulation (PWM) technique. The dc-dc conversion circuit can charge the buffer capacitor continuously because the dc-dc conversion control cooperates with the PWM. Simulation results confirm that the proposed inverter can reduce the voltage harmonics in the output and the dc-dc conversion current in comparison to a conventional inverter consisting of a dc-dc conversion circuit and H-bridge circuit. Experiments demonstrate that the proposed inverter can output currents of low total harmonic distortion and have higher efficiency than the conventional inverter. In addition, it is confirmed that these features of the proposed inverter contribute to the suppression of the circuit volume in spite of the increase in the number of devices in the circuit.*

# *Keywords: Energy buffer circuit; single-phase inverter; dc-dc conversion; pulse width modulation.*

# I. INTRODUCTION

Single-phase inverters are commonly used in many power applications. In recent years, single-phase inverters have been used as components of microgrid systems. In these systems, single-phase inverters are used as interfaces for renewable energy sources, such as fuel cells and photovoltaic energy, or for energy storage devices, such as batteries and ultracapacitors with the grid [1]–[7]. Various types of single-phase transformerless inverters, which have the advantages of a small size and a light weight [8], have been studied [9]–[12]. Among these, Hbridge inverters have a relatively simple structure. The Hbridge inverters, however, suffer from common-mode voltage unlike inverters such as H5 inverter, HERIC inverter and H6 inverters. In applications using batteries and ultracapacitors with output ratings of less than several hundreds of watts, the H-bridge inverter may be able to perform without the influence of the common-mode voltage. On the other hand, in applications with

Sharmila N.

Assistant Professor, EEE Dept., RNS Institute of Technology, Bangalore, India, sharmila.n.89@gmail.com

photovoltaic cells, the common-mode voltage causes a leakage current through parasitic capacitors between the photovoltaic cells and the ground. The leakage current degrades the performance and reliability of the inverter. However, this disadvantage can be mitigated with passive filters [13]–[15] and therefore the H-bridge inverter can be used in wide applications.

An inverter consisting of an H-bridge circuit involving a dc-dc conversion circuit can expand the voltage amplitude of the output. Therefore, this type of inverter is commonly used in applications for renewable energy sources and energy storage devices with voltages that are lower than the voltage amplitudes of the grid. The typical topologies for the dc-dc conversion are boost, and buck boost converters in addition to many other types of converters derived from these chopper topologies, including chopper inductors [16]–[18].

Inverters with an energy buffer circuit have been previously reported in [19]–[22]. An energy buffer circuit consists of switches and buffer capacitors and behaves like a charge pump circuit. Because the energy buffer circuit does not include any inductors, it can be designed with a compact form. The operation of the circuit allows the inverter to step up its dc link voltage with the help of the voltage across the buffer capacitors. Furthermore, it allows the inverter to yield a multilevel output voltage. It is well known that in multilevel inverters, the output voltage can reduce ripple in the output current, resulting in a lower output filter inductance [23]–[32]. Although the multilevel inverters have more output voltage vectors than the inverter with an energy buffer circuit, they generally cannot expand the voltage amplitude of the output.

However, inverters with only an energy buffer circuit have difficulty regulating the voltage of the buffer capacitor because the capacitor can be charged only when the inverter outputs a low voltage [20], [21]. Therefore, inverters containing both an energy buffer circuit and a dc-dc conversion circuit have been proposed [33], [34]. The variation in the energy of the buffer capacitor can be compensated for by the dc-dc conversion circuit. The multilevel energy buffer (MEB) inverter, which consists of the same circuit combination, has been proposed as part of the MEB micro-inverter in [33] and has been

reported to have high efficiency and to allow a small filter inductance.

This paper proposes a new single-phase inverter topology with an energy buffer circuit, a dc-dc conversion circuit, and an H-bridge circuit. It has different configuration from the MEB inverter in [33], in particular, in terms of connection of the dc-dc conversion circuit. The most important thing is that the difference brings the following strong advantages over the MEB inverter to the proposed inverter: Although the dc-dc conversion circuit in the MEB inverter cannot charge or discharge the buffer capacitor during the step-up operation because of the circuit configuration, the dc-dc conversion circuit in the proposed inverter can continuously charge of discharge it regardless of operation mode. For this reason, the voltage variation of the buffer capacitor of the proposed inverter can be suppressed (refer to Appendix A) or the capacitance of the proposed inverter can be a smaller value. Furthermore, in general, the continuous charge operation is more effective than the intermittent charge operation; therefore the proposed inverter can be operated with more effective performance than the MEB inverter.



Fig 1. Configuration of proposed single-Phase inverter

	${\bf V_{dc}}$	<b>Switching signals</b>
Mode1	$v_{s-vb}$	ON:Sb1 and Sb4 OFF :Sb2 and Sb3
Mode <sub>2</sub>	vs	ON:Sb3 and Sb4 OFF :Sb1 and Sb2 or ON:Sh1 and Sh2 OFF :Sb3 and Sb4
Mode3	$v$ s+ $v$ b	ON:Sb2 and Sb3OFF :Sb1 and Sb4

Table 1. Modes of operation of Energy Buffer Circuit

For the proposed inverter, a pulse width modulation (PWM) technique for dc-ac and ac-dc conversions and a control technique for the dc-dc conversion circuit are described in this paper. The energy buffer circuit and Hbridge circuit are operated according to the PWM technique and yield multilevel outputs following the voltage command signal. Control of the dc-dc conversion circuit enables the circuit to charge the buffer capacitor continuously by cooperating with the PWM Simulation results confirm that the proposed inverter can reduce the voltage harmonics in the output and the dc-dc conversion current in comparison to a conventional inverter consisting of a dc-dc conversion circuit and H-bridge circuit. Experiments demonstrate that the proposed inverter outputs a current with low total harmonic distortion (THD) and have higher efficiency than the conventional inverter. Furthermore, it is confirmed that these features contribute to the suppression of the circuit volume in spite of an increase in the number of devices.



Fig 2. Block diagrams of output voltage control for dcac conversions.



Fig 3. Signal sequences during PWM period when |voc |is in (a) Range I and (b) Range II or III.

# II. CIRCUIT CONFIGURATION AND CONTROL METHOD

## *A. Circuit configuration*

Fig. 1 shows the configuration of the proposed inverter, which consists of an energy buffer circuit, a dcdc conversion circuit, and an H-bridge circuit. The inverter is connected to the grid vg through filter inductors  $L_{f1}$  and  $L_{f2}$ . The energy buffer circuit has four switches, four diodes, and a buffer capacitor  $C<sub>b</sub>$ . The capacitor  $C_b$  has a positive voltage vb. The energy buffer circuit positively or negatively superimposes  $v<sub>b</sub>$  on the supply voltage  $v_s$  and sets the dc link voltage  $v_{dc}$  to one of three levels depending on the state of the signals of switches  $S_{b1} S_{b4}$ , as given by Table I. When the energy buffer circuit operates in Mode 1, it steps down the dc link voltage  $v_{dc}$  to  $v_s - v_b$ . In Mode 2, the dc link voltage  $v_{dc}$  is equal to  $v_s$ . The stepped-up voltage  $v_s + v_b$  is provided when the energy buffer circuit operates in Mode 3. Although, in Modes 1 and 3, the energy in the buffer capacitor is changed by the dc link current  $i_{dc}$ , the dc-dc

conversion circuit consisting of two switches, two diodes, and the chopper inductor  $L_c$  is operated to maintain  $v_b$  at a constant level. The H-bridge circuit performs dc-ac or acdc conversion, cooperating with the energy buffer circuit.



Fig 4. Configuration of proposed Three-Phase inverter.

## *B. Control for Closed loop operation*

The signals are generated based on these durations, as shown in Fig. 3. Based on the energy buffer circuit signal generator (ESG), being a logic circuit, selects the appropriate mode for the energy buffer circuit, regardless of  $s_{cb}$ , and assigns corresponding states to  $s_{b13}$  and  $s_{b24}$ , as given by Table II. When  $s<sub>b</sub>$  is in the on-state, the energy buffer circuit operates in Mode 2, regardless of s<sub>vs</sub>. As shown in Table I, operation in Mode 2 can be implemented under two sets of signal conditions, which are determined, based on the state of  $s_{ch}$  as follows: When  $s_{cb}$  is in the on-state,  $s_{b13}$  and  $s_{b24}$  are also in the on-state; otherwise,  $s_{b13}$  and  $s_{b24}$  are in the off-state.

Using this control technique, the energy buffer circuit can generate the dc link voltage waveform conceptually shown in Fig. 5(a). While  $|v_{\text{oc}}|$  is in Range II or III, the dc link voltage  $v_{dc}$  has a PWM waveform with levels of  $v_s$   $v<sub>b</sub>$ ,  $v<sub>s</sub>$ , and  $v<sub>s</sub>+v<sub>b</sub>$ . Conversely, while  $|v<sub>oc</sub>|$  is in Range I,  $v<sub>dc</sub>$ is maintained at  $v_s - v_b$ . The variation of the dc level is converted to a voltage variation of the ac level by the Hbridge circuit and is formed into an approximately sinusoidal wave following as shown in Fig. 5(b). The Hbridge circuit is operated based on  $s_s$  and  $s_{12}$ . The signal

 $s_s$ , which express the sign of  $v_{oc}$ , is referenced to assign a polarity to the voltage with the dc level. The signal  $s_{12}$  is employed to convert the voltage of  $v_s - v_b$  to a portion of an approximately sinusoidal wave with three levels, i.e  $v_s - v_b$ ,  $-v_s+v_b$ , and zero.

Input		Output		Mode of energy		
sb	SVS	scb	sb1	sb24	buffer circuit	
$\Omega$	$\Omega$	0			Mode1	
0	$\theta$			$\theta$		
0		0	$\Omega$		Mode3	
$\Omega$						
	$\theta$	$\Omega$	$\Omega$	$\theta$		
	$\theta$				Mode2	
		0		$\theta$		

Table 2. Truth Table For ESG

The MEB inverter in [33] employs a different PWM technique from this technique. The PWM technique of the MEB inverter uses the zero voltage as one of the voltage pulses, regardless of the range of  $|v_{oc}|$ ; therefore, the voltage harmonics in the output of the MEB inverter are larger than those of the proposed inverter.



Fig 5. Conceptual waveforms for (a) dc link voltage  $v_{\text{dc}}$  and (b) Output voltage

### *C. Control for dc-dc conversion circuit*

The operation of the energy buffer circuit in Modes 1 and 3 changes the capacitor voltage  $v<sub>b</sub>$ , which is controlled at a constant level by the dc-dc conversion circuit. Fig. 6 shows the modes of operation for the conversion circuit. The states of signals  $s_{c1}$  and  $s_{c2}$  for switches  $s_{c1}$  and  $s_{c2}$  in the circuit are complementary to each other. When  $s_{c1}$  is in the on-state, current through  $L_c$ , the path of which is depicted in Fig. 6(a), charges or discharges  $C_b$ . When  $s_{c2}$  is in the on-state, there are two possible current paths, depending on the states of  $s<sub>b1</sub>$  and  $s_{b3}$  for the energy buffer circuit. When  $s_{b1}$  is in the onstate the current flows as shown in Fig. 6(b). As a result of switching  $s_{c1}$  and  $s_{c2}$ , the conversion circuit behaves

either like a buck converter when  $C_b$  is charged or like a boost converter when  $C_b$  is discharged. Alternatively, when  $s_{b3}$  is in the on-state, the current path is illustrated in Fig. 6(c) and the conversion circuit acts like a buck-boost converter. The former behavior of the conversion circuit can more effectively regulate  $V_b$  because the current continues flowing through  $V<sub>b</sub>$  during a complete PWM period.

Fig. 7 shows the control block diagram for the dc-dc conversion circuit. The current command signal  $i_{cc}$  is calculated to maintain  $V_b$  at the command value  $V_{bc}$ ; then the current  $i_c$  through the inductor  $L_c$  is controlled by each PI control block to follow i<sub>cc</sub>. The resulting voltage command signal  $V_{cc}$  is used to generate the signals  $s_{c1}$  and  $s_{c2}$  in the PWM block.

Fig. 8 shows the sequences for  $s_{c1}$  and  $s_{c2}$  during a PWM period.







Fig 7. Control block diagram for dc-dc conversion circuit



Fig 8. Signal sequences for dc-dc conversion circuit during PWM period.



Fig 9. Simulated waveforms of output voltages of (a) conventional inverter with  $V_s = 160$  V and (b) proposed inverter with  $V_s$ = 90 V and  $V_b$  = 70 V. Effective value *V*oc of output voltage command signal is set at 100 V.



## Fig 10. Conventional inverter with dc-dc conversion circuit

#### III. SIMULATIONS

#### *A. Output voltage and its harmonics*

Fig. 9 compares the simulated waveforms of the output voltages on the conventional inverter shown in Fig. 10 with those for the proposed inverter. The results confirm that the proposed inverter produces a multilevel output voltage. Fig. 11 shows the harmonics in the output voltage. The maximum values of the harmonic voltage appear at 40 kHz, which corresponds with a PWM frequency. The conventional inverter has a maximum voltage of 48 V, which is 2.2 times higher than the maximum of harmonic voltage produced by the proposed inverter under the conditions  $\overline{Vs} = 90$  V and  $\overline{Vb} = 70$  V. Therefore, the proposed inverter can reduce the inductance of the filter inductors Lf1 and Lf2 at the same PWM frequency.

#### *B. Charged energy and conversion current*

Fig.12 shows the power Pb inputted into the buffer capacitor Cb during the operation of the energy buffer circuit and the resulting energy Ub stored in Cb during one cycle of the grid in the dc-ac conversion. The power Pb and energy Ub vary depending on the command voltage voc as follows. Pb is a positive value and Ub increases when  $|voc|$  is in Ranges I and II; then Ub peaks at  $\alpha$ 2, where |voc| is equal to Vs. In contrast, Pb is a negative value and Ub decreases in Range III; Ub reaches a valley at π- α2. In the ac-dc conversion, the power Pb and the energy Ub vary in the opposite manner: for example, Ub increases in Range III and, otherwise, decreases.

Fig. 12 shows the dependence of the energy variation ∆Ub on the dc supply voltage vs during the dc– ac conversion. The capacitor voltage Vb is set to 160- Vs. It is found that the variation becomes zero only at  $Vs =$ 117V. Therefore, when the voltage vs is not 117 V, to compensate for energy variation and then maintain Vb at a constant value, the dc-dc conversion circuit must be operated.



Fig 11. Harmonics in output voltages of (a) conventional inverter with  $v_{dc} = 160$  V and proposed inverter with (b)  $v_s = 90$  V and  $v_b = 70$  V, (c)  $v_s =$ 110 V and  $v_b = 50$  V and (d)  $v_s = 130$  V and  $v_b = 30$ 

V, under  $v_{\text{oc}} = 100$  V.



Fig 12. Input powers and stored energies of  $C<sub>b</sub>$  during one cycle

The dc-dc conversion current  $i_c$  is controlled at a constant value during one cycle of the grid. The power Pc transferred into  $C<sub>b</sub>$  from the dc-dc conversion circuit varies as shown in Fig. 11. The power varies depending on the state of the signals Sb1 and Sb2. The power remains at a low level while |voc| is in Range III because sb3 is often in the on-state in this range. On the other hand, the power reaches a high level in Ranges I and II because sb1 is always in the on-state. It is noted that, in Fig. 11, the signal sb1 is assumed to be in the on-state when the energy buffer circuit is operated in Mode 2. In

contrast, if sb3 is in the on-state in Mode 2, the power  $P_c$ would move toward a lower level in Ranges II and III. The energy  $U_c$  is an integration result of Pc and represents the energy transferred into  $C<sub>b</sub>$  from the dc-dc conversion circuit. When the energy variation  $\Delta U_c$  over one cycle of the grid corresponds with  $\Delta U_b$ , the voltage V<sub>b</sub> can be periodically kept at a constant value.



Fig 13. Dependence of dc–dc conversion current *I*c on voltage *vs* with  $Vg = 100$  V,  $Io = 5$  A,  $Lf1 = Lf2$ 1.5 mH, and grid voltage frequency of 60 Hz



Fig 14. Test circuit

	Filter inductance , Lf1 and Lf2	1.5mH
<b>Circuit</b> constants	Inductance $L_c$ in dc-dc conversion circuit	2.5mH
	capacitance, Cb and Cdc	1.0 <sub>mF</sub>

Table 3. Experimental Conditions

Fig. 13 shows the dc-dc conversion current  $I_c$ necessary to keep  $v<sub>b</sub>$  at a constant value. The shaded area between the two curves is the possible range of  $I_c$ . One curve represents the results when  $s_{b1}$  is in the on-state and the other shows when  $s_{b3}$  is in the on-state. It is confirmed that the current  $I_c$  is zero at  $v_s = 117$  V. At voltages below 117 V, the positive current charges  $C<sub>b</sub>$ . In contrast, over 117 V, the current is negative, and the energy in  $C<sub>b</sub>$  is transferred to the dc voltage source  $v<sub>s</sub>$  by the circuit. The dotted curve in Fig. 13 represents the conversion current

Is of the conventional inverter. The figure demonstrates that the current for the proposed inverter is smaller than that of the conventional inverter. This result implies that the inductor  $L_c$  in the proposed inverter can be downsized in comparison to that in the conventional inverter.

## IV. EXPERIMENTS

Fig. 14 shows a test circuit of the proposed inverter. This test circuit can be changed to the conventional inverter by changing the connections. Therefore, comparison between the proposed and conventional inverters can be carried out because they use identical devices except for the capacitors as  $C_{dc}$  or the conventional inverter and  $C<sub>b</sub>$  for the proposed inverter. Table 3 shows the experimental conditions.



Fig 15. Waveforms for (a) proposed inverter and (b) conventional inverter during dc-c conversion under conditions of  $P_{ac}$  = 500 W,  $V_s$  = 90 V,  $V_b$  = 70 V and dc link command voltage  $V_{\text{dec}} = 160$  V. (The scales for  $v_g$ ,  $v_b$ ,  $v_{dc}$  and  $V_o$  are 80 V/div., and those for  $I_c$ and  $I_0$  are 4.0 A/div.)

In terms of the proposed inverter, the conversion current I<sub>c</sub> can be successfully controlled at a constant value and the voltage  $V_b$  can be maintained at a command value of 70 V. As a result, the proposed inverter can perform multilevel outputs in both dc-ac conversions. The current  $I_0$  of the proposed inverter achieves a smaller THD than that of the conventional inverter. The proposed inverter requires a filter inductance of 1.0 mH to obtain a THD of 5.0%. The conventional inverter, however, requires a filter inductance of 3.0 mH. Thus, the proposed inverter can reduce the filter inductance. Fig. 16 shows the efficiency of each inverter under various voltage conditions. The proposed inverter has a higher efficiency than the conventional inverter. Fig. 17 shows the power losses  $P_{Lb}$ ,  $P_{Lc}$ , and  $P_{LH}$  in the energy buffer, dc-dc conversion and H-bridge circuits. The losses  $P_{\text{Lc}}$  and  $P_{\text{LH}}$ of the proposed inverter are smaller than those of the conventional inverter. The loss  $P_{Lb}$  is comparatively small. Fig. 18 shows the comparison between the detailed losses of the proposed and conventional inverters. Although the proposed inverter has larger conduction losses in the switches and diodes in total, the switching losses and the losses in the inductors are much smaller than those of the conventional inverter. Based on these results, the superiority of the efficiency of the proposed inverter is considered to occur because of the following factors:

- 1. The reduction of the current  $I_c$  through the chopper inductor L<sub>c</sub>, which generates an energy loss because of the inner resistance of  $L_c$ .
- 2. The lower voltage applied to the switches and therefore the decreased switching loss. Therefore, the losses in the dc-dc conversion and the H-bridge circuits are reduced, and in particular, the loss of the H-bridge circuit is reduced to 18% in comparison to the conventional inverter.
- 3. The smaller ripple in the output current, which leads to a reduction in the iron loss in the filter inductors  $L_{f1}$  and  $L_{f2}$ .



Fig 16. Efficiencies for dc-ac conversions



Fig 17. Power losses in each circuit during dc-ac conversion under conditions of  $v_s = 90 \text{ V}$ ,  $V_{bc} = 70$ V and  $v_{\text{dec}} = 160$  V.



Fig 18. Comparison between detailed losses of the proposed and conventional inverters during dc-ac conversion of (a)  $P_{ac} = 300$  W (b)  $P_{ac} = 400$  W and (c)  $P_{ac} = 500$  W under conditions of  $v_s = 90$  V,  $v_{bc} =$ 70 V and  $v_{\text{dec}} = 160$  V.

#### V. VOLUME CONSIDERATION

Tables 4 and 5 give the voltages applied to the devices in the proposed and conventional inverters (refer to Appendix C). Considering that the voltages of  $v_s + v_b$  and  $v_{\text{dc}}$  nearly correspond with the amplitude of the grid, the switches in the H-bridge and the dc-dc conversion circuits in the proposed inverter require the same voltage rating as the switches in the conventional inverter. On the other hand, the applied voltage to the switches Sb1-Sb4 in the energy buffer circuit is low. Therefore, switches Sb1-Sb4 can be exchanged with switches with smaller volume. In the test circuit, MOSFET FMW30N60S1HF of Fuji Electric Co., Ltd., which has a voltage rating of 600 V, is used as the switch. For example, using the switch MOSFET FQP22N30 of Fairchild Semiconductor International, Inc, which has a voltage rating of 300 V, provides a 50% smaller volume. Furthermore, the heat sink attached to the switches in the proposed inverter can also be downsized in comparison to that for the conventional inverter, according to the measured loss shown in Fig. 17. If the required volume of the heat sink is, for simplicity, in proportion to the loss dissipated in the respective switches under an inverter output of 500W, the volume of the heat sinks used in the energy buffer, dcdc conversion and H-bridge circuits in the proposed inverter can be reduced to 40%, 60% and 40%, respectively. In addition, the capacitor  $C_b$  satisfies a smaller voltage rating than  $C_{dc}$ . Therefore, the capacitor  $C_b$  can have a smaller volume than  $C_{dc}$  as shown in the test circuit. Although these in the test circuit have the same capacitance, the volume of  $C_b$  is 30% smaller than that of  $C_{dc}$ . Table 6 gives the estimated volume of these devices. The proposed inverter has a slightly smaller volume than the conventional inverter. Although this superiority may be canceled by the volume of the drive circuit for the switches, this consideration confirms that the volume increase caused by an increase in the number of the devices can be suppressed significantly.

	<b>Applied Voltage</b>
$S1 - S4$	$v$ s+vb
$Sb1-Sb4$	νb
Scland Sc <sub>2</sub>	$v$ s+ $v$ b
(h	νh

Table 4. Voltage applied to devices in proposed inverter

	<b>Applied Voltage</b>
$S1-S4$	vdc
Sc1and Sc2	vdc
Cdc	<i>V</i> dc

Table 5. Voltage applied to devices in conventional inverter.

# VI. CONCLUSIONS

This paper proposed a new Three-phase inverter topology with an energy buffer circuit and a dc-dc conversion circuit, and described the control method for this proposed topology. The proposed inverter can output a multilevel voltage, which results in a decrease in the PWM harmonics in the output current. The proposed inverter can perform both dc-ac and ac-dc conversions with higher efficiency than a conventional inverter. The switches, the heat sinks attached to the switches and the capacitor used in the proposed inverter can all be downsized, because of the small applied voltage, and low loss dissipated in these devices. Furthermore, as a result of its multilevel output, the proposed inverter has a reduced filter inductance at the same THD. In addition, because of the reduction of the dc-dc conversion current,

the chopper inductor can also be downsized. Consequently, the volume increase caused by the increase in the number of devices can be suppressed significantly. The proposed inverter is confirmed to be useful in practical applications.

## APPENDIX A

Fig. A1 shows the simulated waveforms of the proposed inverter and the MEB inverter in [33]. The voltage  $v<sub>b</sub>$  across the buffer capacitor of the MEB inverter pulsates with an amplitude level of 23V, which is over double the amplitude level of the proposed inverter. In addition, the current  $I_c$  through the inductor in the dc-dc conversion circuit of the MEB inverter has triple the magnitude of the that of the proposed inverter. This degrades the efficiency of the MEB inverter.



Fig A1. Simulated waveforms of (a) proposed inverter and (b) MEB inverter with a buffer capacitance of 1 mF during dc-ac conversion under conditions of  $P_{ac} = 500 \text{ W}, \bar{v}_s = 90 \text{ V}$  and  $v_{dc} = 70 \text{ V}.$ 



Table 6. Estimated Volume



Fig A2. Simulated voltages and currents of the switches and the antiparallel diodes in proposed inverter under the simulation of Fig. A1(a).(The scales for the voltages are 40 V/div., and those for the currents are 8.0 A/div.)



Fig 19. Simulated waveform for proposed 5-level three phase inverter



Fig 20. Simulated waveform for proposed 5-level Three phase inverter

Perspectives in Communication, Embedded-Systems and Signal-Processing (PiCES) – An International Journal ISSN: 2566-932X, Vol. 1, Issue 5, August 2017

Proceedings of National Conference on Emerging Trends in VLSI, Embedded and Networking (NC-EVEN 17), May 2017



Fig 21. THD analysis for proposed three phase inverter

Fig 20 and 21 shows the simulated output waveform of proposed Three phase inverter. Fig 21 shows the THD analysis is of 10% which is less than that of convention inverter.

#### REFERENCES

- [1] Y. Xue, L. Chang, S. B. Kjar, J. Bordonau, and T. Shimizu, "Topologies of Single-Phase Inverters for Small Distributed Power Generators: An Overview," IEEE Trans. Power Electron., vol. 19, no. 5, pp. 1305–1314, Sep. 2004.
- [2] H. Patel and V. Agarwal, "A Single-Stage Single-Phase Transformer-Less Doubly Grounded Grid-Connected PV Interface," IEEE Trans. Energy Convers., vol. 24, no. 1, pp. 93– 101, Mar. 2009.
- [3] S. V. Araujo, P. Zacharias, and R. Mallwitz, "Highly Efficient Single-Phase Transformerless Inverters for Grid-connected Photovoltaic Systems," IEEE Trans. Ind. Electron., vol. 57, no. 9, pp. 3118–3128, Sep. 2010.
- [4] S. Dasgupta, S. K. Sahoo, and S. K. Panda, "Single-Phase Inverter Control Techniques for Interfacing Renewable Energy Sources With Microgrid–Part I: Parallel-Connected Inverter Topology With Active and Reactive Power Flow Control Along With Grid Current Shaping," IEEE Trans. Power Electron., vol. 26, no. 3, pp. 717–731, Mar. 2011.
- [5] S. Bacha, D. Picault, B. Burger, I. E. Otadui, and J. Martins, "Photovoltaics in Microgrids," IEEE Ind. Electron. Mag., vol. 9, no. 1, pp. 33–46, Mar. 2015.
- [6] S. Kouro, J. I. Leon, D. Vinnikov, and L. G. Franquelo, "Grid-Connected Photovoltaic Systems," Mag., vol. 9, no. 1, pp. 47–61, Mar. 2015.
- [7] E. Koutroulis and F. Blaabjerg, "Design Optimization of Transformerless Grid-Connected PV Inverters Including Reliability," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 325–335, Jan. 2013.
- [8] T. Kerekes, R. Teodorescu, P. Rodriguez, G. Vazquez, and E. Aldabas, "A New High-Efficiency Single-Phase Transformerless PV Inverter Topology," IEEE Trans. Ind.Electron., vol. 58, no. 1, pp. 184-191, Jan. 2011.
- [9] Y. Gu, W. Li, Y. Zhao, B. Yang, C. Li, and X. He, "Transformerless Inverter With Virtual DC Bus Concept for Cost-Effective Grid-Connected PV Power Systems," IEEE Trans. Power Electron., vol. 28, no. 2, pp. 793–805, Feb. 2013.
- [10] S. Saridakis, E. Koutroulis, and F. Blaabjerg, "Optimal Design of Modern Transformerless PV Inverter Topologies," IEEE Trans. Energy Convers., vol. 28, no. 2, pp. 394–404, June 2013.
- [11] T. K. S. Freddy, N. A. Rahim, W. P. Hew, and H. S. Che, "Comparison and Analysis of Single-Phase Transformerless Grid-Connected PV Inverters," IEEE Trans. Power Electron., vol. 29, no. 10, pp. 5358–5369, Oct. 2014.
- [12]B. Chen, B. Gu, L. Zhang, Z. U. Zahid, J. Lai, Z. Liao, and R. Hao, "A High-Efficiency MOSFET Transformerless Inverter for Nonisolated Microinverter Applications," IEEE Trans. Power. Electron., vol. 30, no. 7, pp. 3610–3622, July 2015.
- [13] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A Review of Single-Phase Grid-Connected Inverters for Photovoltaic Modules," IEEE Trans. Ind. Appl., vol. 41, no. 5, pp. 1292–1306, Sep./Oct. 2005.
- [14] W. Wu, Y. Sun, Z. Lin, Y. He, M. Huang, F. Blaabjerg, and H. S. Chung "A Modified LLCL Filter With the Reduced Conducted EMI Noise," IEEE Trans. Power Electron., vol. 29, no. 7, pp. 3393–3402, July 2014.
- [15] Y. Tang, W. Yao, P. C. Loh, and F. Blaabjerg, "Highly Reliable Transformerless Photovoltaic Inverters With Leakage Current and Pulsating Power Elimination," IEEE Trans. Ind. Electron., vol. 63, no. 2, pp. 1016–1026, Feb. 2016.
- [16] D. Meneses, F. Blaabjerg, O. Garcia, and J. A. Cobos, "Review and Comparison of Step-Up Transformerless Topologies for Photovoltaic AC-Module Application," IEEE Trans. Power Electron., vol. 28, no. 6, pp. 2649– 2663, June 2013.
- [17] L. Liu, H. Li, Y. Xue, and W. Liu, "Decoupled Active and Reactive Power Control for Large-Scale Grid-Connected Photovoltaic Systems Using Cascaded Modular Multilevel Converters," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 176–187, Jan. 2015.
- [18] G. Oriti, A. L. Julian, and N. J. Peck, "Power-Electronics-Based Energy Management System With Storage," IEEE Trans. Power Electron., vol. 31, no. 1, pp. 452–460, Jan. 2016.
- [19]B. J. Pierquet and D. J. Perreault, "A Single-Phase Photovoltaic Inverter Topology With a Series-Connected Energy Buffer," IEEE Trans. Power Electron., vol. 28, no. 10, pp. 4603–4611, Oct. 2013.
- [20] H. Matsumoto, "A Boost Driver With an Improved Charge-Pump Circuit," IEEE Trans. Ind. Electron., vol. 61, no. 7, pp. 3178– 3191, July 2014.
- [21] H. Matsumoto, Y. Neba, and H. Asahara, "Variable-Form Carrier-Based PWM for Boost-Voltage Motor Driver With a Charge-Pump Circuit," IEEE Trans. Ind. Electron, vol. 62, no. 8, pp. 4728–4738, Aug. 2015.
- [22] G. P. Adam, I. A. Abdelsalam, K. H. Ahmed, and B. W. Williams, "Hybrid Multilevel Converter With Cascaded H-Bridge Cells for HVDC Applications: Operating Principle and Scalability," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 65– 77, Jan. 2015.
- [23] M. D. Manjrekar, P. K. Steimer and T. A. Lipo, "Hybrid Multilevel Power Conversion System: A Competitive Solution for High-Power Applications ," IEEE Trans. Ind. Appl., vol. 36, no. 3, pp. 834–841, May/June 2000.
- [24]J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel Inverters: A Survey of Topologies, Controls, and Applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [25] P. K. W. Chan, H. S. Chung, and S. Y. Hui, "A Generalized Theory of Boundary Control for a Single-Phase Multilevel Inverter Using Second-Order Switching Surface," IEEE Trans. Power Electron., vol. 24, no. 10, pp. 2298–2313, Oct. 2009.

- [26] A. Ruderman, B. Reznikov, and S. Busquets-Monge, "Asymptotic Time Domain Evaluation of a Multilevel Multiphase PWM Converter Voltage Quality," IEEE Trans. Ind. Electron., vol. 60, no. 5, pp. 1999–2009, May 2013.
- [27]B. Jacob and M. R. Baiju, "A New Space Vector Modulation Scheme for Multilevel Inverters Which Directly Vector Quantize the Reference Space Vector," IEEE Trans. Ind. Electron., vol. 62, no. 1, pp. 88–95, Jan. 2015.
- [28] T. T. Nguyen, N. Nguyen, and N. R. Prasad, "Eliminated Common-Mode Voltage Pulsewidth Modulation to Reduce Output Current Ripple for Multilevel Inverters," IEEE Trans. Power Electron., vol. 31, no. 8, pp. 5952–5966, Aug. 2016.
- [29] L. Lin, Y. Lin, Z. He, Y. Chen, J. Hu, and W. Li, Improved Nearest-Level Modulation for a Modular Multilevel Converter With a Lower Submodule Number," IEEE Trans. Power Electron. Lett., vol. 31, no. 8, pp. 5369–5377, Aug. 2016.
- [30] S. S. Lee, B. Chu, N. R. N. Idris, H. H. Goh, and Y. E. Heng, "Switched-Battery Boost-Multilevel Inverter with GA Optimized SHEPWM for Standalone Application," IEEE Trans. Ind. Electron., vol. 63, no. 4, pp. 2133–2142, Apr. 2016.
- [31] S. Daher, J. Schmid, and F. L. M. Antunes, "Multilevel Inverter Topologies for Stand-Alone PV Systems," IEEE Trans. Ind. Electron., vol. 55, no. 7, pp. 2703–2712, July 2008.
- [32]J. D. Barros and J. F. Silva, "Optimal Predictive Control of Three-Phase NPC Multilevel Converter for Power Quality Applications," IEEE Trans. Ind. Electron., vol. 55, no. 10, pp. 3670–3681, Oct. 2008.
- [33] M. Chen, K. K. Afridi, and D. J. Perreault, "A Multilevel Energy Buffer and Voltage Modulator for Grid- Interfaced Microinverters," IEEE Trans. Power Electron., vol. 30, no. 3, pp. 1203–1219, Mar. 2015.
- [34] H. Matsumoto, "Charge Strategy in Boost Motor Driver With EDLCS," IEEE Trans. Power Electron., vol. 25, no. 9, pp. 2276– 2286, Sep. 2010.