Designing of 4G Baseband Receiver Filter Decimator Module

Juliet Joseph

M. Tech. in Communication Systems, Christ University, Bangalore, India.

juliet.jvjj@gmail.com

Abstract: Filter decimator model is the most integral part of baseband wireless receivers. At the receiver an Intermediate Frequency (IF) signal is converted to Baseband signal. This conversion is done in three stages - mixing, decimation and filtering. Because of this reason, the architecture of the filter and decimator consumes more area and power. In this paper, an improvised architecture of filter and decimator has been presented. Modelsim software was used for implementation of the idea. The results suggest that the proposed model of the 4G receiver consumes less power and area than the existing method.

Keywords: 4G; RRC Filter; Decimator; NCO; Folded FIR filter

I. INTRODUCTION

Wireless communication is a scheme of data transfer between two or more points which are not connected over physical medium. Radio communication is commonly used for wireless technology, as it is very fast. It is used in mobile and portable applications like two-way radios, cellular telephones, personal digital assistants (PDAs), wireless networking. Types of and wireless communications are Radio communication, Microwave communication (antennas. or short-range communication), Light visible and infrared (IR) communication (IR devices such as remote controls or via Infrared Data Association), Sonic (ultrasonic short range communication), Electromagnetic induction short range communication, Wi-Fi technology.

Wireless receivers comprised of infrared frequency, radio frequency and baseband receivers. IR communication is used for short distance applications. We can reuse the frequency in IR communication; it achieves high bit rate, low signal processing complexity and low cost. But the challenges in IR communication are low SNR. RF receivers perform amplification, downconversion and filtering. Baseband transmission is a direct digital data transmission without any modulation scheme. Baseband receiver consists of receiving filter (matched filter and correlator), equalizing filter, sampler and detector.

4G baseband receiver is similar to its other radio receiver contemporaries, consists of an RF (Radio Frequency), IF (Intermediate Frequency) and Baseband section. In order to convert an intermediate signal to baseband signal, a series of filter and decimators are used. In embedded design power consumption is an important constraint. Design of decimation filter has more impact on the power consumption at the receiver. The existing architecture of the 4G baseband receiver consumes more area and power, thus a necessity to increase area and power efficiency arises. So, this paper aims to develop an architecture that can be efficient in terms of power and area of a filter-decimator unit.

II. EXISTING METHODOLOGY

In 4G transmitter and receiver model the message signal of 100KHZ frequency, which decimated with a factor of 4. The transmitted signal at the receiver side contains the original message signal and the noise. The filter and decimator model at receiver retrieves the original signal.

Filter decimator model converts the IF signal to baseband signal, at receiver end. The received IF signal is mixed with an IF signal of same frequency, generated by Numerically Controlled Oscillator (NCO) and further multiplied with digital multiplier architecture, for IF signal to BB signal. The NCO architecture is implemented by Look up table based approach. The look up table stores the Sine/cosine values generated apriority utilizing the Taylor series. The multiplier architectures, commonly used Booth or Modified Booth architectures.

Then the signal is mixed and converted to a baseband signal according to the sampling frequency, after that filtering and decimation by a factor of 4 is performed. Fig 2 show the same design is implemented using FIR filter and series of decimating filter.



Fig 1. The filter decimator architecture

NCO converts IF signal to BB signal. The filter specifications are Root Raised Cosine low pass filter which use rectangular window in the order of 64. The cutoff frequency of the filter is 15.36MHZ. Filter performs convolution operation; its output is given by

Perspectives in Communication, Embedded-Systems and Signal-Processing (PiCES) – An International Journal ISSN: 2566-932X, Vol. 1, Issue 1, April 2017

$$y(n) = \sum_{k=0}^{n} x(k)h(n-k)\dots\dots\dots(2)$$

Decimator operation equation given by

The receiver architecture consists of D flip flop, multiplier and adders. D flip flop acts as a memory which stores the input signal from the transmitter. The filter coefficient generated using MATLAB FDATOOL is given to the D flip flop. Then the stored coefficient multiplied with the impulse signal Figure.3. All signals from the multiplier is added and given to the decimator.



Fig 2. FIR Filter architecture

The decimator down converts the signal by the factor of 4. The decimator reduces the anti-imaging at the receiver. In this method 13000 full adders where used. This increases the power and area of architecture of the 4G baseband receiver.

III. PROPOSED METHOD

The proposed architecture of the filter decimator model is shown in the figure.4. In this method the decimator is split into two factors. The FIR filter placed between two decimators by the factor of 2.



Fig 3. Folded Filter Decimator Design

The received signal having sampling frequency 15.36MHz is given to the decimator then the decimated signal is given to the FIR filter which filters the decimated frequency by the sampling frequency 7.68MHz. As said before the power is directionally proportional to the frequency. The filter work at low frequency so the power used reduced by half. Then the signal given is decimated by the factor of 2. Instead of using FIR filter here the folded FIR filter is used, as the filter coefficients are symmetric. So in this method the number of 65 D flip flop is reduced to 33. The number of full adder used also reduced.

IV. RESULTS

The RRC filter coefficients are generated by MATLAB. Those coefficients are fed as an input to the filter architecture. The frequency response of the existing method and proposed method are found out using MATLAB. The filter decimator architecture simulated using Modelsim.



Fig 4. Frequency response of existing method



Fig 5. Frequency response of the proposed method



Fig 6. Existing filter decimator architecture

V. CONCLUSION AND FUTURE WORK

In this paper the filter and decimator model for 4G baseband receiver was designed and simulated using MATLAB and Modelsim. The power and the area were

Perspectives in Communication, Embedded-Systems and Signal-Processing (PiCES) – An International Journal ISSN: 2566-932X, Vol. 1, Issue 1, April 2017

reducing half in the proposed design. The future work will be the implementation of the architecture using FPGA to show the accurate difference between the two architecture models.

REFERENCES

- [1] N.Khairudin, M.F.Md Idros, N.A.N Hassan, A.H.A Razak, M.A Haron S.A.M Al-Junid "Implementing Root Raised Cosine (RRC) Filter for WCDMA using Xilinx" International Conference on Electronic Devices, Systems and Applications (ICEDSA)IEEE 2015.
- [2] Tjerk Bijlsma, Pascal T. Wolkotte, Gerard J.M. Smit" An Optimal Architecture for a DDC" 2006 IEEE.
- [3] Chengfeng Ruan, Jingyu Hua, Zhilong Zheng, Yuan Wu, Limin Meng"A Study Of Different Matched Filters In Digital Down Converter" 2012 International Conference on Systems and Informatics. 2012 IEEE
- [4] Qingxiang Zhang Xiaoxiao Su" The Design of Digital Down Converter Based On FPGA" IEEE Wuhan Section.2012 IEEE

- [5] Johan H. C. van den Heuvel, Member, IEEE, YanWu, Member, IEEE, Peter G. M. Baltus, Senior Member, IEEE, Jean-Paul P. M. G. Linnartz, Fellow, IEEE, and Arthur H. M. van Roermund, Senior Member, IEEE" Front End Power Dissipation Minimization and Optimal Transmission Rate for Wireless Receivers" IEEE transactions on circuits and systems: regular papers, vol. 61, no. 5, may 2014
- [6] Joachim Meyer, Simon Menzel, Michael Dreschmann, Rene Schmogrow, David Hillerkuss, Wolfgang Freude, Juerg Leuthold and Juergen Becker"Ultra High Speed Digital Down Converter Design for Virtex-6 FPGAs". in Signal Processing (ICSP), 2010 IEEE 10th International Conference on, oct. 2010.
- [7] Kai Liaa, Xiaaxin Cu, Nan Liaa, Tian Wang" DESIGN OF D FLIP-FLOPS WITH LOW POWER-DELAY PRODUCT BASED ON FINFET" ICSICT2014, IEEE
- [8] Yajing Chen, Shengshuo Lu, Hun-Seok Kim, David Blaauw, Ronald G. Dreslinski, Trevor Mudge" A Low Power Software-Defined-Radio Baseband Processor for the Internet of Things" 2016 IEEE
- [9] Jonathan Harris"What's Up With Digital Down converters— Part1"Analog Dialogue, July 2016